The Microarchitecture of Pipelined and Superscalar Computers

The Microarchitecture of Pipelined and Superscalar Computers

4.11 - 1251 ratings - Source

This book is intended to serve as a textbook for a second course in the im plementation (Le. microarchitecture) of computer architectures. The subject matter covered is the collection of techniques that are used to achieve the highest performance in single-processor machines; these techniques center the exploitation of low-level parallelism (temporal and spatial) in the processing of machine instructions. The target audience consists students in the final year of an undergraduate program or in the first year of a postgraduate program in computer science, computer engineering, or electrical engineering; professional computer designers will also also find the book useful as an introduction to the topics covered. Typically, the author has used the material presented here as the basis of a full-semester undergraduate course or a half-semester post graduate course, with the other half of the latter devoted to multiple-processor machines. The background assumed of the reader is a good first course in computer architecture and implementation - to the level in, say, Computer Organization and Design, by D. Patterson and H. Hennessy - and familiarity with digital-logic design. The book consists of eight chapters: The first chapter is an introduction to all of the main ideas that the following chapters cover in detail: the topics covered are the main forms of pipelining used in high-performance uniprocessors, a taxonomy of the space of pipelined processors, and performance issues. It is also intended that this chapter should be readable as a brief qstand-aloneq survey.1 a€“ q) aquot; q | q aquot; q q aquot; q | q aquot; q) p : 9 q q | q aquot; (D q aquot; q) I 5 : E s : E | E E | = | = | E : B ... Instruction cache in Motorola 88110 The instruction cache is 2-way set- associative, with a total of 128 sets and a line size of ... The cache can provide a pair of instructions (two 32-bit words) to the pipeline in each cycle, except on rare instancesanbsp;...

Title:The Microarchitecture of Pipelined and Superscalar Computers
Author: Amos R. Omondi
Publisher:Springer Science & Business Media - 2013-03-09

You must register with us as either a Registered User before you can Download this Book. You'll be greeted by a simple sign-up page.

Once you have finished the sign-up process, you will be redirected to your download Book page.

How it works:
  • 1. Register a free 1 month Trial Account.
  • 2. Download as many books as you like (Personal use)
  • 3. Cancel the membership at any time if not satisfied.

Click button below to register and download Ebook
Privacy Policy | Contact | DMCA